CINEMATRONICS, INC. HIGH-SPEED VECTOR GAME SYSTEM MANUAL OF ELECTRONICS

CINEMATRONICS, INC.

1841 Friendship Drive E1 Cajon, CA 92020 (619) 562-7000 or (800) 854-2666

Copyright 1983

TABLE OF CONTENTS

Section	Page
Chapter 1: Introduction	. 3
Chapter 2: Game Processor Board	. 4
Part I: Theory of Operation	
Part II: Troubleshooting Procedures for the Game Processor Board	14
Chapter 3: 280 Audio Processor Board	17
Part I: Theory of Operation for the 68000 Section	17
Part II: Theory of Operation for the 280 Section	22
Chapter 4: Support Electronics	30
Part I: Audio Amplifier Board	30
Part II: Color XY Monitor	31
Part III: Game Harnesses	31
Part IV: Power Supply	32
Appendix A: Parts List	
Appendix B: Schematics and Interconnect Diagrams	

CHAPTER 1

INTRODUCTION

The purpose of this manual is to provide a succinct and workable explanation of the operations involved in Cinematronics' general game system. Block diagrams, schematics, and a parts list are included to further this purpose. Designed around the 68000 Microprocessor, the system will be the foundation for all Cinematronics XY arcade video games in the near future. Manual inserts featuring improvements to the system and information specific to individual games will be forwarded when appropriate.

All Cinematronics games are shipped in ready-to-play condition. Each game should, however, undergo a brief inspection upon arrival. The following list may be used as a guideline:

- 1. Adjust the +5V DC supply to 4.8-5.1V DC.
- Make sure all connectors, cables, and socketed ICs are seated properly.
- 3. Make sure that the audio and game personality modules are securely anchored with both mounting screws. Verify that standoffs are not flexing the game processor board, causing poor game personality module connection.
- Lock the +5V DC adjustment pot in position with nail polish or a similar compound.
- Note the game serial number for any future servicing needs.

Now, before continuing, read through the following explanations of the conventions used in this manual:

- The heading of each major section is followed by one or more numbers in parenthesis. These numbers are schematic page and location references. The first number(s) are the page numbers. Any specific schematic location numbers and letters used are separated from the page numbers by hyphens.
- All active-low signals are marked by minus signsafter their mnemonic names.

 Individual pin numbers referred to are separated from their IC numbers by hyphens. For example, U1-2 is the same as U1, pin 2,

CHAPTER 2

GAME PROCESSOR BOARD

TABLE 2-1: 68000 SIGNAL DESCRIPTION*

The following table lists the 68000 input and output signals, their mnemonic names, and brief descriptions of their functions.

SIGNAL	MNEMONIC	DESCRIPTION
ADDRESS BUS	A1-A23	23-bit, unidirectional, three-state bus, capable of addressing 8 mega-words of data. Provides the address for bus operation during all 68000 cycles.
DATA BUS	D0-D15	The general data path. 16-bit, bidirectional, three-state bus, capable of transferring and accepting data in either word or byte length.
ASYNCHRONOUS BUS CONTROL		
Address Strobe	AS-	Indicates a valid address on the address bus.
Read/Write	R/W-	Defines the data bus transfer

as	a	read	or	write	cycle.
----	---	------	----	-------	--------

		as a read or write cycle.
Upper and Lower Data Strobes	UDS-, LDS	Control the data on the data bus. When the instruction specifies a word operation, the processor accesses both bytes and asserts both data strobes. When the instruction specifies a byte operation, the processor uses an internal AO bit to determine which byte to access, then issues the data strobes required for that byte. For byte operations, when the AO bit equals zero, the upper data strobe is used. When the AO bit equals one, the lower data strobe is used.
Data Transfer Acknowledge	DTACK-	This input indicates to processor that data transfer is completed, causing bus cycle to be terminated.
BUS ARBITRATION CONTROL	CIRCUIT	
Bus Request	BR-	This input indicates to processor that the Refresh Processor desires to become the bus master.
Bus Grant	BG-	This output indicates to the Refresh Processor that the processor will release bus control at the end of current bus cycle.
Bus Grant Acknowledge	BGACK-	This input indicates that the Refresh Processor has become bus master.
INTERRUPT CONTROL	IPLO-	These input pins indicate the
	IPL1-	encoded priority level of a device requesting interrupt.
	IPL2-	Level four is the highest priority, while level zero indicates that no interrupts are requested. The least significant bit is given in IPLO; the most significant

		is contained in IPL2.
SYSTEM CONTROL		
Bus Error	BERR-	Tied high and not used. A bus error condition will be handled by the system's Watchdog Reset.
Reset and Halt	RESET-, HALT-	Applied simultaneously, these external signals cause a total system reset of the processor and external devices.
M6800 PERIPHERAL CONTROL	L s	Three control signals used to allow the interfacing of synchronous M6800 peripheral devices with the asynchronous MC68000.
Enable	Е	The standard enable signal common to all M6800 devices. The period for this output is ten MC68000 clock periods (six clocks low; four clocks high at 800 KHz).
Valid Peripheral Address	VPA-	This input indicates that the device or region addressed is a M6800 family device and that data transfer should be sychronized with the enable (E) signal. This input also indicates that the processor should use automatic vectoring for an interrupt.
Valid Memory Address	VMA-	This output is used to indicate to M6800 peripheral devices that there is a valid address on the address bus, and that the processor is synchronized to enable. This signal only responds to a valid peripheral address input which indicates that the peripheral is a M6800 family device.
	FC0, FC1, FC2	These function code outputs indicate the state and the

cycle type currently being executed. The information indicated by the function code outputs is valid whenever the address strobe is active. When all three outputs are high, an interrupt acknowledge cycle is being performed.

CLOCK

CLK

The clock input is a TTLcompatible signal that is
internally buffered
for development
of the internal clocks needed
by the processor. The clock
input shall be a constant
frequency of 8MHz.

^{*}All information included in this table has been taken directly from: MOTOROLA DATA SHEET, MOTOROLA Semiconductor Products Inc., copyright 1982.

PART I: THEORY OF OPERATION

A. 68000 MICROPROCESSOR (1,2)


Two processors work together on the Game Processor Board: the 68000 central processor and the Refresh Processor. A standard microprocessor, the 68000 is based upon the 16-bit, 68000 microprocessor chip. A block diagram of the 68000 system's major functional units, including address and data bus buffers, is shown in Figure 1. The locations of the blocks in the diagram approximate their actual positions on the right side of the Game Processor Circuit Board. Detailed descriptions of the functions of and relations between each block and a discussion of the Refresh Processor system follow this section.

Two Programmable Array Logic circuits (PALs) are used on the Game Processor Board: U76 and U77. The PAL circuits consist of an array of AND and OR circuits, whose interconnections are programmed to provide the desired logic function of the inputs to the outputs. U76 provides primary address decoding for EPROM (OEP-) and RAM (RAMW-, OER-, RAMS-). ROMMS- is the basic decode signal for the lower portion of the 68000 memory map which includes EPROM and miscellaneous circuitry. RAMAS- is the corresponding signal for the RAM and Audio that constitute the upper portion of the memory map.

U77, the second PAL, generates the DTACK- signal required in the 68000 bus cycle operation. It determines whether or not delays need to be introduced for slow EPROMs and/or the Audio Board Interface. U77 also provides three signals used in Refresh Processor operations, QAS, QACK-, and QACK2-, along with a decode signal for the miscellaneous circuitry, MISC-. MISC- is further decoded through U74 to produce enables for the 6840 Timer (TS-), the Refresh Processor Control/Status (RPS-), the dipswitch/LED (DS-, LED-), and the Watchdog Timer. A shift register, U91, provides delays from the start of a bus cycle which are used in the generation of DTACK- and Refresh Processor signals.

B. GAME PERSONALITY MODULE (Game Personality Schematics)

The program stored in the EPROMs that make up this unit of the Game Processor Board determines the character or "personality" of the game and thus changes from game to game. There may be as many as sixteen EPROMs on the personality module, and these may be either of two types: 2732 (4K x 8) or 2764 (8K x 8).



The schematics and printed circuit layout for the Game Personality Module are for the 28-pin 2764 devices. The pinout for the 2732's is a subset of these, with the chips mounted in the lower 24 pins of the 28-pin site. The sixteen EPROMs are organized as eight pairs of 2 byte words. Ul through U8 are upper bytes, and U9 through U16 are lower bytes. The base address of the EPROM is location 0 in the system memory map.

C. RAM (3)

The RAMs on the Game Processor Board function as temporary storage and contain tables of drawing instructions. A RAM may consist of as many as ten 4016 or 6116 chips, both of which are organized as $2K \times 8$ bits.

The schematics and printed circuit layout for the RAMs are for 28-pin 8K X 8 devices to be used in the future. The pinout for the 4016/6616s is a subset of these, with the chips mounted in the lower 24 pins of the 28-pin site. The ten RAMs are organized as five pairs of two byte words. U7 through U11 are upper bytes, and U21 through U25 are lower bytes. The RAM base address is FFB000 hexadecimal in the memory map.

Provision has been made in some boards for battery backup of two of the RAM chips, Ull and U25, during power-down. If this option is not furnished, CR2 is replaced with a jumper, and U5 is deleted with pins 3 and 4 jumped together. In addition, BT1, R26, CR1, R25, and RP1-RP4 are deleted.

D. 6840 TIMER (3)

A programmable timer, the 6840 (U19) determines the rate of drawing by generating an interrupt at intervals of approximately twenty-five milliseconds. The 6840 has three sixteen-bit channels which are programmed through sixteen eight-bit control, status, and data registers. These registers are addressed by the three least significant processor address bits, Al-A3, and the read/write line. They are accessed on the lower data byte D0-D7. Eight of these registers may be read, and the other eight written into, by the 68000.

The base address of the eight timer registers is 40000 hexadecimal. The 6840 uses the 68000's E Clock as its input. The E Clock is one-tenth the processor's operating frequency, which is 800 KHz for an 8MHz 68000.

E. WATCHDOG RESET (2)

Sometimes referred to as the "Sanity Timer", the Watchdog Timer automatically resets the game processor in the case of system failure. The Watchdog is serviced by writing a "l" to data bit D8 at address

70000 hexadecimal. Derived from the 68000's E Clock, the time-out interval is approximately 164 milliseconds. If the Watchdog is not serviced again in that interval, a system reset is performed.

A system reset asserts the 68000 reset and halt lines to reset the 68000 and its software. It also initializes random sequential logic on the game processor and resets the 280 Audio Board. System reset also occurs when power is first applied to the system and when the Manual Reset Switch, S2, is depressed.

F. DIPSWITCH AND LED (3)

An eight-position dipswitch, S3 provides the 68000 with game configuration input. The LED (DS1) provides output from the 68000. Its seven- segment and decimal-point display indicates various overload or error conditions. The decimal point itself is tied directly to the Watchdog Timer. See the Table 2-2 below for a list of the various LED displays and their explanations.

The dipswitch and the LED occupy the same address in the system memory map: the lower byte (D0 through D7) of location 60000 hexadecimal. The dipswitch is read, and the LED is written into, at this location. A logic "0" is an ON in both functions.

TABLE 2-2

DISPLAY	EXPLANATION		
0	DRAWING OVERLOAD/AUDIO NOT READY		
Е	ERROR CONDITION/PROCESSOR TRAP		
BLINKING DECIMAL	WATCHDOG RESET		

G. INTERFACE TO THE Z80 AUDIO PROCESSOR BOARD (3)

The interface to the Z80 Audio Processor Board consists of eight bits of bidirectional data (AD8 through AD15) and eight bits of address (AA1 through AA8). Two control signals are present: an audio I/O strobe (AIOS-) to indicate valid address/data, and a read/write line (AR/W-) for data transfer direction. An interrupt (IA-) from the Audio Board to the Game Processor and a reset signal from the Game Processor to the Audio Board are also provided. The 256 byte Audio Interface is found in the upper bytes (D8 through D15) of the memory map, starting at address F80000 hexadecimal.

H. REFRESH PROCESSOR (4,5,6)

Built from discrete TTL logic, the Refresh Processor specializes in drawing, or "refreshing", the picture on the color XY monitor. A block diagram of the Refresh Processor is shown in Figure 2. The diagram illustrates the Refresh Processor system's major functional blocks in their approximate positions on the left side of the Game Processor Circuit Board.

The Refresh Processor fetches its drawing instructions from a table, or queue, in the 68000 RAM by accessing 16-bit words from the 68000 data bus. Three of the sixteen bits carry operation code, twelve carry data, and one is unused.

The three bits of operation code decode in the Instruction Decoder into the following eight operations:

Initial X Position
Initial Y Position
X Drawing Rate
Y Drawing Rate
Color Information
Line Length
Control Instructions: JUMP and HALT

The twelve bits of data go onto the vector bus as an operand for the desired operation. Note, however, that the HALT operation has no operand.

The X and Y rate operations determine the slope of the line drawn by regulating the rate at which the X and Y position counters are incremented. The color information breaks down into three four-bit fields: Red, Green, and Blue. The line length operation is always last, indicating the end of the instruction sequence and triggering the circuitry to begin drawing the line. The JUMP instruction causes a jump to a specified RAM address for the next drawing instruction. When the Refresh Processor receives a HALT instruction, it sends an interrupt to the 68000 Microprocessor and ceases to draw.

Blanking is an automatic function of the Refresh Processor. There are two kinds of blanking: X/Y and Dot. If a line draws up to the edge of the monitor screen, the X and Y blanking circuitry guarantees a clean cutoff and eliminates wraparound by holding the X/Y counters in position and blanking the beam. Dot blanking prevents dots from appearing at the vertices of angles formed when two lines meet on the screen.

The X and Y DACs are 561-type, ten-bit digital to analog converters. The color DACs are three four-bit discrete digital to analog converters. The conversions are accomplished by combining digital open collector outputs in a weighted resistor network.




TABLE 2-3: REFRESH PROCESSOR SIGNALS

	SIGNAL	MNEMONIC	DESCRIPTION
	Queue Address Strobe	QAS-	Controls the address strobe signal during Refresh Processor operation.
	Queue Acknowledge	QACK-	Clocks instructions into RAM data register (U59, U60) and increments RAM address counters (U85, U86, U103, U104).
	Queue Acknowledge Two	QACK2-	Enables intruction decoder U53.
	Refresh Processor Bus Request	RBR~	Indicates that the Refresh Processor wants to fetch an instruction from RAM.
**	Refresh Processor Interrupt	IR-	Indicates that the Refresh Processor is finished drawing.
	Draw	DRAW-	Active when a line is being drawn.
	Vector Line Length	VLNTH-	Loads length counter (U41, U42, U52) and begins drawing.
	X Position	X-	Loads X position counters (U36, U48, U55).
	X Drawing Rate	DELTA X	Loads rate at which the X-rate generators will operate.
	Y Position	Y-	Loads Y position counters (U69, U80, U98).
	Y Drawing Rate	DELTA Y	Loads rate at which the Y-rate generators will operate.
	Line Color	COLOR-	Loads color registers (U32, U33).
	Jump to other RAM locations	JUMP-	Loads RAM address counters with jump address.
	Queue Halt	QHALT-	Stops Refresh Processor Operations.
	Queue Reset	QRST-	Indicates that the Refresh Processor is not running.
-	Queue Start	QSTRT-	Starts Refresh Processor Operation.
•	Clear Queue Counter	CLQCNT-	Disables RAM address buffers

(072, 073).

Start Drawing a Line	START-	Allows rate multipliers to increment the position counters.
Dot Blanking	DOTBLK-	Disables monitor guns while they are not drawing a line.
6MHz Clocks	6MHz A, B, C, D	Buffers clocks used throughout the Refresh Processor System.
Y Position Blanking	INT BLK Y	Indicates that the Y-beam position has gone out of bounds.
X Position Blanking	INT BLK X	Indicates that the X-beam position has gone out of bounds.
Rate Y Rate X Position up/down count for Y and X	RATY- RATX- Y UP/DN X UP/DN	Control the incrementing and decrementing of the Y and X position counters.

PART II: TROUBLESHOOTING PROCEDURES FOR THE GAME PROCESSOR BOARD

A. 68000

Put the 68000 in FREE-RUN test mode by moving the W6 jumper to the test position and removing the S1 dip jumper to disable unwanted signals. Reconnect the DTACK- signal in one of two ways: either by jumpering P4A, pins 10 and 11, or by replacing the S1 jumper with an eight-position dip switch and turning only switch 1 on. The second method lends more flexibility in testing, as it allows for individual enabling of signals. The abbreviated names of the disabled signals are printed on the circuit board next to S1.

In the FREE-RUN mode, a pseudo NO-OP is forced onto the 68000 data bus. All other devices capable of driving the data bus are disabled. While free-running, the 68000 should march through its address space, toggling the address lines along with the address and data strobes and the DTACK- line. The 68000 signals are grouped together on the P4A and P4B test connectors. Table 2-4 shows the layout of P4A, P4B, and other miscellaneous test points.

TABLE 2-4: 68000 TEST CONNECTORS

SIGNAL	PI	N	SIGNAL	SIGNAL	PI	N	SIGNAL
D4	1	2	D3	D5	1	2	D6
D2	3	4	Dl	ס7	3	4	D8
D	1 3 5 7	6 8	AS-	D9	3 5 7	6	D10
UDS-	7	8	LDS-	DII	7	8	D12
R/W-	9	10	DTACK-	D13	9	10	D14
(DTACK-)	11	12	BG-	D15	11	12	GND
(BG-)	13	14	BGACK-	GND	13	14	A23
(BGACK-)	15	16	BR-	A22	15	16	A21
(BR-)	17	18	+5VDC	+5VDC	17	18	+5VDC
+5VDC	19	20	CLK	A20.	19	20	A19
GND	21	22	GND	A18	21	22	A17
HALT-	23	24	RESET-	. A16	23	24	A15
VMA-	25	26	E	A14	25	26	A13
VPA-	27	28	BERR-	A12	27	28	A11
IPL2-	29	30	IPL1-	A10	29	30	A9
IPL -	31	32	FC2	A8	31	32	A7
FC1	33	34	FC	A6	33	34	A5
Al	35	36	A2				6269
A3	37	38	A4				
SPARE	39	40	SPARE				

NOTE: Signals in parentheses are taken on the other side of the SI shunt.

TEST POINTS

TP1	AS-
TP2	CLK (8MHz)
TP3	6 MHz A
TP4	A23
TP5	QRST-
TP6	START-

B. REFRESH PROCESSOR

Begin by determining whether or not the Refresh Processor is running. If it is running, QRST- at test point 5 should be toggling. If QRST- is not toggling, but is low, the Refresh Processor is not running. If QRST- is not toggling, but is high, the Refresh Processor is stuck in RUN mode.

Next, check to see if the RBR signal is toggling. If is not toggling, but is low, the Refresh Processor is not requesting the 68000 bus. If RBR is not toggling, but is high, the Refresh Processor is stuck somewhere in the 68000 bus request sequence.

If the RBR signal is working, but the Refresh Processor is still not drawing, make sure that it is not stuck at some point in the bus arbitration process by checking arbitration signals BR-, BG-, and BGACK-.

If the Refresh Processor is getting the 68000 bus, check Refresh Processor signals QAS, QACK-, and QACK2- in the Refresh Processor instruction- fetch process. All of these lines should be toggling.

If all of the lines are toggling, check Instruction Decoder U53 to see if any of the Refresh Processor registers are being loaded with instruction operands. If U53 is decoding only one type of instruction, verify that the RAM address counters are counting.

Lastly, check the X, Y, and Red, Green, and Blue outputs. If there is no X deflection, trace back through the X Position and X Rate generator circuitry. If there is no Y deflection, trace back through the corresponding Y circuitry. If there are no color outputs, trace back through the color DACs and color registers.

CHAPTER 3

280 AUDIO PROCESSOR BOARD

The Z80 Audio Processor Board is divided into two sections: the 68000 section and the Z80 section. An extension of the 68000's input/output system, the 68000 section is used to read the player controls and to control the Coin Counter. The Z80 section is used to generate audio and to detect coins. The two sections interact via the Command and Status Registers. Figures 3 through 5 illustrate the major functional blocks of the Z80 Audio Processor Board.

PART I: THEORY OF OPERATION FOR THE 68000 SECTION OF THE Z80 AUDIO PROCESSOR BOARD

A. READ DECODING (5-B4)

There are eleven eight-bit readable registers on the 68000 section of the Z80 Audio Board. Each of these registers has a unique address. (See Table 3-1). The two Read Decoders, U52 and U55, decode the address from the 68000 into eleven separate select lines, one line for each of the readable registers.

When the 68000 needs to read a certain register, the two Read Decoders are first enabled by a combination of Read/Write (R/W-) high and Address Strobe low. A single Read Decoder output is then driven low, corresponding to the selected register. The data from the selected register is gated onto the local 68000 Data Bus Lines, CD8+through CD15+, then transferred to the 68000 Board via U65. A high on Direction Control U65-1 and a low on U65-19 enable this transfer.

For an example of the above process, suppose the 68000 needs to read the STATUS HIGH register. The 68000 first sends an address word of "01" HEX to the Audio Board via U3, pins 18-32, then to Read Decoders U52 and 55. Address line AAl goes high, all other address lines low. U52-14 subsequently goes low, thereby selecting the READ STATUS HIGH register. At this time, all outputs on the other Read Decoder, U55, and on the Write Decoder, U54, are high. The data from the READ STATUS HIGH register is then transfered to the 68000 Board in the manner described above.

MAJOR SECTIONS ZEO AUDIO BOARD






FIGURE THREE

FIGURE FOUR
BLOCK DIAGRAM - 280 AUDIO - 68000 SECTION





B. WRITE DECODING (5-C4)

The Write Decoding process is similar to that of Read Decoding. Here, there are three writeable registers. (See Table 3-2). Each of these has a unique address. The address lines from the 68000 to these registers pass through the Write Decoder, U54. In the Write Decoder, each address line is broken down into three select lines, one line for each of the three writeable registers.

When the 68000 needs to write into a certain register, US4 is enabled by a low on U54-5 R/W- and a low on U54-4. US4 then drives one of its output pins low to select one of the three output/writeable registers. The 68000 data passes via U65 to the local Data Bus lines, CD8+ through CD15+, then into the selected register. A low on U65-1 R/W- and a low on U65-19 enable this transfer.

For example of the Write Decoding process, suppose an address of "0" is selected by the 68000. All address lines are then low, causing U54-15 to go low. A write of 68000 data is strobed into the WRITE COMMAND LOW register, U56, on the Audio Board from the local 68000 Data Bus lines, CD8+ through CD15+. A high-going edge on U56-11, CAS+, enables this transfer.

NOTE: A high-going edge on the signal CAS+ is equivalent to a low-going edge on the signal AIOS, which enters the Audio Board at J3-36 from the 68000.

TABLE 3-1: 68000 READABLE REGISTERS ON THE AUDIO BOARD

ADDRESS ON LINES AA1-AA8	IC	8-BIT REGISTER	DESCRIPTION
o	U 6 7	STATUS LOW	8-BIT DATA WORD FROM Z80 TO 68000
1	U66	STATUS HIGH	8-BIT DATA WORD FROM 280 TO 68000
2	U27	FLAG REGISTER	SLAM FLAG, TEST SWITCHES, STATUS FULL, COMMAND FULL
3	NOT U	SED	
4	U14	CONTROL PANEL	8 SWITCH INPUTS (CONFIGURABLE)
5	15ט	CONTROL PANEL	8 SWITCH INPUTS (NON-CONFIGURABLE)

6	U18	CONTROL PANEL 2	8 SWITCH INPUTS (CONFIGURABLE)
7	U19	CONTROL PANEL 2	8 SWITCH INPUTS (NON-CONFIGURABLE)
8	U17	TRACK-BALL 0	8-BIT WORD FROM SHAFT ENCODER OR SINGLE AXIS OF TRACK-BALL
9	U 16	TRACK-BALL 1	8-BIT WORD FROM SHAFT ENCODER OR SINGLE AXIS OF TRACK-BALL
10	U 21	TRACK-BALL 2	8-BIT WORD FROM SHAFT ENCODER OR SINGLE AXIS OF TRACK-BALL
11	ບ20	TRACK-BALL 3	8-BIT WORD FROM SHAFT ENCODER OR SINGLE AXIS OF TRACK-BALL

TABLE 3-2: 68000 WRITE-ABLE REGISTERS ON THE 28C AUDIO BOARD

ADDRESS	IC	REGISTER	DESCRIPTION
0	U 56	COMMAND LO	8 BIT DATA WORD FROM 68000 TO 280
1	U 44	COMMAND HI	8 BIT DATA WORD FROM 68000 TO Z80
2	U13	DRIVER REGISTER	CONTROLS COIN COUNTER AND LAMPS.

C. COIN COUNTER CIRCUIT (4-B2)

Driver register Ul3, one half of Ul1, one half of U41, one quarter of U26, Q5, Q6, and Q1 together form the Coin Counter circuit. This circuit is always reset at power-up: the reset pulse sets Ul1-5 high and U41-5 low, disabling the drive to the Coin Counter by guaranteeing a low at U26-3.

When driver register Ul3 is written into by the 68000 for the first time after reset, a low is written into Ul1-2, causing Ul1-5 to drop low, U41 to be present via U41-4, and U26-3 to go high. Driver register Ul3 now controls the Coin Counter.

One count of the Coin Counter is accomplished by first turning the Counter on, then off. Assuming that a "1" is written into U13-3, U13-2 goes high, causing Q5 and Q6 to turn on. The collector of Q6 is now at a potential of 1 volt or less. This low voltage causes current to be pulled through R47, thereby turning on Q1. The collector of Q1 goes from 0 volts to very near +15 volts to energize the coil in the mechanical Coin Counter. The Coin Counter is now on.

The Coin Counter de-energizes or turns off when the 68000 writes a into U13-3, causing U26-3 to drop low, and Q5, Q6, and Q1 to turn off.

NOTE: Once U41-5 goes high, it stays high until reset occurs. Also, a toggling of U11-5 has no effect on the circuit's performance.

D. TRACK BALL/SHAFT ENCODER CIRCUIT (7,8)

There are four identical Shaft Encoder circuits. The following is a description of the Track-Ball O circuit:

Each Shaft Encoder circuit has two input-filtering networks. One of these is composed of U3, pins 8-10, U4, pins 10-11, R14-R17, CR13, and C4. The input signal to this network is differentiated by C4, then fed to U3-10 via R15. Wired as a comparator with hysteresis, U3 compares the input signal against a reference voltage of 1.75 volts generated by R1 and R2. The output of the comparator, U3-8, is in phase with the input signal. Inverter U4 supplies additional drive before the signal is sent to direction Flip Flop U5. The inputs to U5, pins 11 and 12, are approximately 90 degrees out of phase with each other. The output of the direction Flip Flop, U5-9, is high when the Shaft Encoder is turned clockwise, low when counterclockwise.

E. COUNTERS U2 and U7 (7A-3)

U2 and U7 are cascaded to form an 8-bit up/down Counter. The counting speed is determined by the rate at which clock pulses arrive at pin 14 of both IC's. The direction of the count, either increasing or decreasing, is determined by the state of the up/down input, pin 5 on both IC's. An increasing count occurs when pin 5 of both counters is low. The output of the two counters is fed to the 68000 Board when Bus Driver U17 is enabled by a low on pins 1 and 19 on U17.

F. LAMP REGISTER (4-C1)

Four bits of U13 are used as a Lamp Register. Each player panel may have as many as two LEDs installed in it. To turn on Lamp 0, the 68000 sets U13-6 high, forcing pin 12 on Lamp Driver U12 low and drawing current through R48. The other bits of the Lamp Register operate in a similar fashion.

The LED anode connects to 5 volts on the control panel, the cathode to R48 via J1-19 of the Audio Board.

Note that Ul2 may not be loaded in games that have no LEDs in their player panels.

G. SLAM SWITCH (4-A3)

Contact bounce at the Slam Switch on the Coin Door sets the Slam Flag. One side of the Slam Switch is connected to ground; the other enters the Audio Board via J1-J. The SLAM- signal, J1-J, is normally pulled up to +5 volts by R107. After filtering by R108 and C77, SLAM-is fed to U11-11. Assuming that the output of the SLAM FLAG+ signal U11-9 is low, any contact bounce at the Slam Switch sets the Slam Flag by causing a "1" to be clocked to U11-9.

The 68000 resets the Slam Flag by setting Ul3-19 first low, then high. The SLAM FLAG+ signal is sensed by the 68000 via U27-4.

H. TEST SWITCHES (4-A6)

There are three test switches on the Operator Convenience Panel. Each is furnished with a pull-up resistor on the Audio Board. The 68000 reads these switches via U27, pins 2, 15, and 17. All three switches need not be used in all games.

PART II: THEORY OF OPERATION FOR THE 280 SECTION OF THE 280 AUDIO PROCESSOR BOARD

A. 280 (1-B7)

The microprocessor used in this system is a 4 MHz Z80. All of the Z80's address, data, and control outputs are buffered by bus drivers: U70, U72, U73, and U74. These buffers are enabled when the Bus Acknowledge signal BUSAK+ is low, the normal state of BUSAK+ since jumper Wll is omitted.

B. DATA BUS DIRECTION CONTROL

A high Direction Read signal DIR RD- allows the Z80 to write into RAMs and other external devices. A low DIR RD- signal allows the transfer of data from the RAMs, ROMs, and other external devices to the Z80. The DIR RD- signal is low only under either of the following two conditions:

- 1. When the Z80 wishes to read data. Here, the Buffered Read signal BRD- is low at U36-9.
- When, during interrupt-acknowledge cycles, the Z80 reads a vector address from the data bus. Here, both the BM1and the BIORQ- signals are low at U37-1 and U37-2.

The Z80 generates sixteen address lines. After buffering, these lines are referred to as BAO+ through BA15+. BAO+ is the least significant bit. The most significant bit, BA15+, is not used.

Similarly, after buffering by data bus driver U70, the eight data bus lines are referred to as BDO+ through BD7+.

U74 buffers the following five control signals generated by the

TABLE 3-3

SIGNAL

OCCURRENCE

BM1- BUFFERED MACHINE CYCLE 1 During instruction fetches.

BMREQ- BUFFERED MEMORY REQUEST

When the 280 reads or writes data from or to memory-mapped devices.

BIORQ- BUFFERED I/O REQUEST

When the Z80 reads or writes data from or to counter timer chip U33.

BRD- BUFFERED READ

When the Z80 reads data.

BWT- BUFFERED WRITE

When the Z80 writes data.

U71-23, the bus acknowledge output of the Z80, is not used. The HALT- output is used to turn on the LED. The HALT- signal should normally be high. If this signal drops low, the LED illuminates, indicating a severe problem in the Z80 section of the board.

C. Z80 CONTROL LOGIC

This section describes the generation of three of the six control inputs to the Z80: Clock+, Reset-, and Wait-. The control input Bus Request (BUSRQ-) is not used. Interrupt (INT-) and Nonmaskable Interrupt (NMI-) are described in the CTC and 68000 Communication sections of this manual.

1. CLOCK CIRCUIT (3-B7)

The Clock Circuit provides the Audio Board with a stable source of timing, thus insuring, among other things, that all audio sounds remain in tune. Composed of U81, U80, Y1, and other discrete parts, the Clock Circuit consists of an oscillator and several dividers and drivers.

The oscillator is composed of U81, pins 1, 2, 8, 9, 10, and 11, Y1, R143, R144 and C133. The output of the oscillator circuit is 14.318 MHz clock at U81-2. This signal is fed into divider U80-13. Running at a fixed rate, the oscillator serves as a tuning fork for the Audio Board.

The dividers gear down the oscillator frequency by a factor of four. After first supplying 3.58 MHz to U81, pins 5 and 13, then undergoing an additional division by two, the dividers generate the clock for the GI sound chips by supplying 1.79 MHz at U80-9.

The 3.58 MHz output of divider U80-10 is used to generate SYS CLK+ and CPU CLK+. CPU CLK+ is buffered by a circuit composed of U81, pins 12 and 13, R129, R130, R133, R134, and R135. CPU CLK+ is fed to two places: to the Z80 at U71 and to the CTC at U33. Resisters 113 and 114 act as the terminator for CPU CLK+. CPU CLK+ is in phase with SYS CLK+.

The signal AUDIO CLK at U75-12 has a period of approximately 8.4 microseconds and is not used.

2. RESET CIRCUIT (3-C7)

The Reset Circuit forces the processor and other registers on the Audio Board into their proper initial states and prevents the generation of unwanted sounds. The Reset Circuit may be activated in the following two ways:

a.) Power Up:

The Power-up Reset Circuit is composed of CR4, CR5, R137-R142, C130, Q2, and U48, pins 8 and 9.

At power up, the negative side of C130 is very close to 5 volts. This causes Q2 to be turned on and the output of the circuit, U48-8, to be high. C130 now begins to charge; i.e., the voltage on its negative side goes from 5 volts down to ground. When the negative side of C130 reaches a potential of approximately .7 volts, Q2 turns off, forcing U48-8 low. To provide a clean output pulse at U48-8, R140 supplies positive feedback between U48-8 and the base of Q2. The pulse width at U48-8 is approximately 200 milliseconds.

b.) 68000 Interface:

The signal A RESET- is fed to the audio board at J3-38 and is buffered by U63, pins 4 and 16. U49 is used to "OR" together the two reset inputs. When the 68000 activates its reset line, U49-5 is forced high, U49-4 low. U49-4 is fed to Flip Flop U35 at pins 1 and 2. As long as the clear input to this Flip Flop, U35-1, is low, its output, U35-5, is low.

When the reset pulse becomes inactive, i.e., when pins 1 and 2 of U35 go high, the output of the Flip Flop, U35-5, does not go high until a positive edge is seen at U35-3. U35-5 is buffered by U75 and is fed to the CPU and the CTC. The rest of the Audio Board is reset via the system reset line SYS RESET-.

3. WAIT LOGIC (2-A1)

The Wait Logic forces the Z80 to pause under two conditions:

a.) Instruction Fetches from Memory:

Data from PROM memory is available 450 ns after the PROM has been addressed. Though fast enough for other reads of the PROM by the 280, this speed is too slow when the 280 is fetching instructions. Thus, U61 is used to generate a pulse which forces the 280 to wait for the instruction words from PROM memory.

The pulse is generated in the following manner: Initially high, WM1- is fed to the Z80 via U36, pins 11 and 13. When an instruction fetch occurs, the signal BMI- goes low at U61-2. When the SYS CLK+

completes a low-to-high transition at U61, pins 3 and 11, U61-6 goes high, and U61-9 remains high. The two highs activate the signal WM1-, forcing it low.

The Wait Pulse to the processor is deactivated during the next positive transition of SYS CLK+, as U61-6 remains high and U61-9 falls low.

b.) Z80 Reads or Writes to the GI Sound Chips:

When reading or writing to GI Sound Chips U31 and U32, the 280 must wait for two Time States, or T-States. For circuit simplicity, the signal ANY I/O-, generated by U60-6, determines when these states need to be inserted. Sometimes active for other reasons, the signal ANY I/O- is always active low whenever the GI Sound Chips are addressed.

The Wait Circuit for the GI Sound Chips is composed of U62, one half of U37, and several additional gates. Wait States during Z80 reads or writes to the GI Sound Chips are generated as follows:

The signal ANY I/O- is inverted by U49, pins 1-3. The outputs of U49 are fed to shift register U62, pins 1, 2, and 9. Low when ANY I/O- is inactive, these inputs to the shift register force all outputs of the shift register to remain low.

When a GI Sound Chip is addressed, U49-1 goes high, causing a "1" to be shifted down the outputs of the shift register. Output pins 3 and 5 of the shift register are wired to U37, pins 9 and 10. (Output pin 3 first passes through an inverter). Low for two clock cycles after the signal ANY I/O- becomes active, the output of this gate, U37-8, is fed to the Z80 via U36, pins 11 and 12.

In addition to generating a delay of two Wait States, the fourth output of the shift register shortens the Write Pulse to the GI Sound Chips. This function is implemented at U37, pins 11-13. Four clock periods after a GI sound chip is addressed, the fourth output of the shift register goes high. This signal is fed to U37-12, forcing the output, U37-11, high.

D. Z80 ADDRESS DECODING (1-C5)

Address decoding is performed by U77, U78, and U79. U79 decodes address lines 12, 13, and 14. The outputs of U79 select four different banks of Rom, two different banks of RAM, and two banks of memory-mapped I/O devices. Each of these banks is 4K long. Address decoding at U79 is enabled when Memory Request signal BMREQ- is active with a low at U79-4. It is disabled during Refresh Cycles (RFSH-) by a low at U79-6.

U77 decodes address lines 0, 5, and 6. Its outputs are used to generate Write Strobes to memory-mapped I/O devices. Also used to

decode address lines 0, 5, and 6, U78 generates Read Strobes for memory-mapped I/O devices. Address line 15 is not used.

E. PROM MEMORY (Audio Personality Schematics, 1)

Located on the Audio Personality Board, PROM Memory U1 and U2 contain the Audio program for the game. Note, however, that U2 is not always used.

F. RAM MEMORY (1-B3)

The RAM Memory stores the variables for the Audio Board. There are two blocks of RAM Memory. The first block consists of U58 and U59 on the main 280 Audio Board and is only 1K bytes long. The chip-select for this memory block, U59-8, goes low only when the Z80 activates its Read or Write line and the signal SEL RAM 0- goes low. This function is performed at U46, pins 1-3 and U36, pins 1-3.

The second block of RAM, not used in some games, consists of U3 and U4 on the Audio Personality Board.

G. INPUT/OUTPUT

1. GI SOUND CHIPS (2-B6, 2-D6)

The GI Sound Chips, U31 and U32, generate the more complex game sounds. They are interfaced to the Z80 via U29 and U30. U30 temporarily stores data and address words being transferred from the Z80 to the Sound Chips. Whenever the Z80 writes and the signal SEL INT I/O- is low, pins 4-6 on U36 force U30-11 high, causing data from the Z80 data bus to be latched into U30.

The data retained by U30 is then placed onto the GI Sound Chips' data bus, GI D0+ through GI D7+, when U30's output enable pin, U30-1, goes low. U30-1 is controlled by the output of the D-type Flip Flop, U35-8. U35 sychronizes the output of U36-6 with the positive edges of the system clock.

U29 is used to transfer data from the GI Sound Chips back to the Z80. Its control inputs, U29-1 and U29-19, are forced low whenever either Sound Chip is being read.

Both address words and data words are written by the 280 to the GI Sound Chips. However, only data words are read from the Sound Chips. Two control inputs on each Sound Chip control all reading and writing between the Z80 and the Sound Chips. When an address word is written into U31, the Write Address signal WGA0- falls low at U47, pins 4 and 10, forcing both control inputs, pins 18 and 20 on U31, high. In a similar fashion, the Write Data signal WGD0- at U47-5, and the Read Data signal RDG0- at U47-9 are encoded at U47 to control data

J6-55 feeds into a Volume Control Circuit consisting of one half of U8 and ten discrete parts. U8 is a multiplier. It multiplies the signal at J6-55 by the current flowing into U8-1 to produce an AC signal at U8-8. The current flowing into U8-1 is generated by passing the signal VOLUME A through R53 and R54. VOLUME A connects to the arm of the Volume Control Potentiometer on the Operator Convenience Panel via the main DC harness. The ends of the volume control are connected to ground and -15 volts. Thus, when VOLUME A is grounded, maximum current flows into U8-1, causing maximum gain to be available at U8-8. Conversely, when VOLUME A is at -15 volts, no current flows into U8-1, and no AC signal is available at U8-8. There may be, however, a small DC offset at U8-1, even at zero volume. VOLUME A enters the Audio Board at J1-M.

The output at U8-8 is amplified by U9, which also removes some of the DC offset generated by U8. U9 is wired to have a gain of approximately five for the AC component of the signal. The output at U9-6 is fed to the Audio Amplifier Board via J1-E. The Audio Amplifier Board provides power amplification to drive the speaker.

NOTE: A second, optional, Volume Control Circuit is formed by the other half of U8 and U10. Both Volume Control Circuits may be tied together or operated seperately.

I. COMMUNICATION WITH THE 68000 (4-C6)

The 68000 sends commands to the Z80 via two eight-bit registers: Command Register Low and Command Register High. The Command Register Low is composed of U56 and U57. U56 is an eight-bit latch. Data from the 68000 is strobed into U56 when a positive-going edge occurs on the clock input U56-11, and the enable input U56-1 is low. The Z80 reads the data held in this latch by placing a low on U57, pins 1 and 19.

Composed of U44 and U45, the Command Register High functions similarly to the Command Register Low. The Command Register High, however, has a COMMAND REGISTER FULL+ flag which may be read at any time by the 68000 via U27, pins 8 and 12, or by the 280 via U28, pins 9 and 11. This flag is composed of U43, pins 8-13.

At power-up, the COMMAND REGISTER FULL+ signal at U43-8 is forced to 0 by the system's reset pulse SYS RESET-, which is fed through U26, pins 11 and 12, to U43-10. When the Command Register High is written into by the 68000, a 10w on U43-12 clocked into U43 by a positive transition at U43-11 sets the flag. When the Z80 reads the Command Register High, U43-8 is reset to 0 by a low-going pulse on U26-13.

U43-9, the Q output of U43, is wired to the Z80's Nonmaskable Interrupt (NMI-) input to facilitate the rapid response of the Z80 to 68000 commands. The highest priority interrupt on the Z80, NMI- can never be locked out.

J. STATUS REGISTERS (4-C5)

The Z80 sends information to the 68000 via two status registers: Status Register High and Status Register Low. As with the Command Registers, the main difference in the functions of these two registers is that the Status Register High has a STATUS REGISTER FULL+ flag which may be read by either processor.

The Status Register High, U66, is written into by the 280 when there is a low-going pulse on clock pin U66-11. To read the information held in this latch, the 68000 activates output enable pin U66-1. The STATUS REGISTER FULL+ flag, U43-5, is set when the 280 writes data into U66 and is cleared when the 68000 reads the data in U66. The flag is also cleared during reset.

K. POWER DISTRIBUTION (9-C6)

Power supply voltages +5, +15, and -15 enter the game electronics package through Jl on the Audio Board. A diode is placed across each supply line to ground to prevent reverse polarity conditions. All three voltages are distributed to the rest of the main Audio Board and the Audio Personality Board via J6, and to the 68000 boards via J2.

CHAPTER 4

SUPPORT ELECTRONICS

PART I: AUDIO AMPLIFIER BOARD

The Audio Amplifier Board provides power amplification to the signal input from the main Audio Board. The Amplifier Board has a differential input at P2, pins 4 and 5. The composite audio signal from the Audio board arrives at P2-4. P2-5 is wired to ground at the Audio Board.

The signal arriving at P2-4 is a composite of the desired audio signals and noise. The signal arriving at P2-5 is noise only. The signal at P2-5 is subtracted from the signal at P2-4; i.e., the noise component is subtracted from the composite noise and audio signal, leaving pure audio. This process occurs as follows:

U3, an LM324, contains four operational amplifiers. One-fourth of U3, pins 5-7, is used to provide a low-impedence biasing voltage, equaling one-half of the supply voltage, to the other amplifier circuits. The signal arriving at P2-4 is coupled by C6 and RF filtered by R4, R5, and C7. It is then buffered by U3, pins 12-14. Similar operations are carried out on the signal arriving at P2-5 by U3, pins 8-10, R2, R3, C4, and C5.

A differential amplifier, composed of U3, pins 1-3, and R9-R12, subtracts the noise component at U3-8 from the composite audio signal at U3-14 to produce a pure audio signal at U3-1.

The pure audio now available at U3-1 is amplified and sent to the speaker as follows. The Audio Power Amplifier is composed of U1, U2, and many discrete components. U1 is wired as a noninverting amplifier with a gain set by R16 and R17. An inverting amplifier, U2's gain is set by R20 and R22. U1 and U2 are wired together in a bridge configuration. — Thus, for every signal excursion at U1-4, there is a signal excursion of equal magnitude but opposite direction at U2-4. The pure audio is coupled to U1-1 via R13, R14, and C11. C10 functions as an RF bypass. The input signal for U2 is obtained at the junction of R16 and R17. This signal, though very small in amplitude, is equal in phase to the signal appearing at U1-4. C16 and C24 couple the amplified audio signal to the speaker.

NOTE: Since an unregulated power supply of approximately +10 volts is fed to the Audio Amplifier Board, the power supply voltage for U3 is provided with additional filtering by R8, C9, and C3.

Note also that some games have a different power supply, one capable of supplying an unregulated 14 volts to the Amplifier Board. In these games, U2 and its associated discrete components are unnecessary and therefore not installed. Also, the speaker return is connected to P1-6 (ground) instead of P1-5.

PART II: COLOR XY MONITORS

Two different monitors may be used in the game system: the ELECTROHOME G08-105 and the WELLS-GARDNER 19K6401. These monitors are not directly interchangeable. Power requirements, harnessing and connectors, and signal levels vary between the two. The ELECTROHOME monitor requires 100 volts center-tapped AC, the WELLS-GARDNER 80 volts center-tapped AC. Use of the ELECTROHOME monitor requires the replacement of the 3.3K ohm resistors at R4, R12, and R20 on the Game Processor Board with 2.7K ohm resistors to reduce the color output signal levels. For harnessing and connector differences, refer to the system interconnection diagrams: 11-12056.

PART III: GAME HARNESSES

There are four distinct types of harnesses in the game cabinet: AC Input Harness, Flourescent Lamp Harness, Main DC Harness, and one or two Monitor Harnesses. The AC Input Harness consists of an AC line cord and connections to an interlock switch. This harness brings power to Jl of the power supply.

The Flourescent Lamp Harness takes 120 volts AC from the power supply and distributes it to all flourescent lamps in the game via J3.

The Main DC Harness distributes all of the DC power supply voltages. It also furnishes speaker connections and connects the Audio Board to the Control Panels, the Coin Door, the Operator Convenience Panel, and the Audio Amplifier.

Two different monitors used in production necessitate two different versions of monitor harnessing. All games using ELECTROHOME monitors have two Monitor Harnesses: a Monitor Power Harness and a Monitor Signal Cable. The Monitor Power Harness brings 100 volts center-tapped from J2 of the power supply to P400 of the monitor. A frame ground is also cabled in this harness. The Monitor Signal Cable feeds video signals generated at P2 of the Game Processor Board to P100 of the monitor.

All games using the WELLS-GARDNER monitor have only one Monitor Harness. Through this harness, J2 of the power supply furnishes 80 volts center- tapped AC filament voltage and a frame ground to P100 of

the monitor. The harness also feeds to P100 the Red, Green, and Blue signals generated at P2 of the Game Processor Board. And lastly, the harness feeds the X and Y deflection signals generated by the Game Processor Board to P200 of the monitor.

NOTE: Since there is no grounding strap in the game, all frame grounds are connected within the various harnesses.

Also, two ribbon cables are used. One 34-pin ribbon cable routes power from J2 of the Audio Board to P1 of the Game Processor Board, and one 40-pin passes communication signals between P3 of the Game Processor Board and J3 of the Audio Board.

PART IV: POWER SUPPLY

The Power Supply Plate Assembly is composed of five modules:

- 1. Audio Amplifier Board
- 2. Unregulated DC Power Supply
- 3. +15 and -15 Regulator Board 4. 5 volts DC Power Supply
- 5. Monitor Power Transformer(s)

Line voltage is routed from Jl of the Power Supply Plate to the Unregulated DC Supply, to the Regulated DC supply, and to the Monitor Transformers. Each of these assemblies has its own line fuse.

The Monitor Transformer(s) supply 100 volts center-tapped to the monitor through J2 of the Power Supply Plate Assembly. The outputs of the 5 volt DC Power Supply and the +15 and -15 Regulator Board are routed directly to the Audio Board via J4 of the Power Supply Plate Assembly. The Unregulated Power Supply provides unregulated +25 and -25 volts DC to the +15 and -15 Regulator Board, and generates +10 volts DC for the Audio Amplifier Board.

The Audio Amplifier Board receives its input from the Audio Board through the main wiring harness and J4 of the Power Supply Plate Assembly. The output of the Audio Amplifier is routed through J4 and the main wiring harness to the speaker.

The flourescent lamp frame ground is obtained via a SPADE LUG connectd to the frame ground terminal block. 110 volts AC are fed to the flourescent lamps through J2 of the 5 volt DC Power Supply. Note that this connection is referred to as J3 of the Power Supply Plate Assembly.


HIGH-SPEED VECTOR GAME SYSTEM MANUAL OF ELECTRONICS


APPENDIX B


SCHEMATICS AND INTERCONNECT DIAGRAMS


TABLE OF CONTENTS


ITEM	NO. OF SHEETS
1. INTERCONNECT DIAGRAM 2. CPU SCHEMATIC 3. CPU PERSONALITY SCHEMATIC 4. Z80 AUDIO SCHEMATIC 5. AUDIO PERSONALITY SCHEMATIC 6. POWER SUPPLY INTERCONNECT DIAGRAM 7. DATA POWERPOWER SUPPLY SCHEMATIC 8. NATIONAL POWER TECHNOLOGY POWER SUPPLY SCHEMAT 9. VOLTAGE REGULATOR SCHEMATIC 10. AUDIO AMPLIFIER SCHEMATIC	1 6 1 10 1 1 1 1 1 1
11. COSMIC CHASM ONBOARD TEST	1




































































COSMIC CHASM ONBOARD TEST

- 1. Fush reset switch next to DIP switch on processor board
- 2. Push test button on panel with volume control and coin counter
- Color test pattern should now appear on screen
- 4. Push test button again
- Crosshatch test pattern should appear on screen
- 6. Push test button again
- 7. You should now be in control panel/audio test mode.

NOTE: Audio will be heard only if attract mode audio is turned on (processor DIP switch, position 6)

A spaceship and multicolored test pattern should appear. Rotating shaft encoder should rotate ship Pushing thrust button(s) should cause ship to move slowly with thrust sound. Pushing fire button(s) should cause ship to fire with fire sound. Pushing shield button(s) should cause shield to appear with shield sound. Pushing one or two player start buttons should cause "ONE PLAYER" or "TWO PLAYER" to appear at bottom of screen.

- 8. Push test button again.
- 9. You should now be in game configuration mode.

Game setup information and a multicolored test pattern should be on the screen. Changing the setting of the DIP switch on the processor board should change the corresponding information on the display.

10. Push the reset button on the processor board to exit test mode and enter_changes in the game setup.

NOTE: Turning position 8 of the processor DIP switch "on" has the same effect as pushing the test button.

4/6/83